


#2



PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RMBS.002	SERIAL NUMBER 09/305,669
	APPLICANT S. SIDIROPOULOS	
	FILING DATE MAY 3, 1999	GROUP ART UNIT 2734

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
cf	5,727,037	03/10/98	Maneatis	329	158	
cf	5,614,855	03/25/97	Lee et al	395	396	
cf	5,796,673	08/18/98	Foss et el.	365	233	

FOREIGN PATENT DOCUMENTS


EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

cf	J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE Journal of Solid-State Circuits, vol, 31, no. 11, pp. 1723-1732, (Nov. 1996)
cf	S. Sidiropoulos et al. "A Semi-digital dual Delay Locked Loop", IEEE Journal of Solid-State Circuits, vol, 32, no. 11, pp. 1683-1692, (Nov. 1997)
cf	B. Garlepp et al., "A Portable Digital DLL Architecture for CMOS Interface Circuits", Proceedings of the 1998 Symposium on VLSI Circuits, pp. 214-215, (June 1998)
cf	V.R. Von Kaenel, "A High-Speed, Low-Power Clock Generator for a Microprocessor Application", IEEE Journal of Solid-State Circuits, vol, 33, no. 11, pp. 1634-1639, (Nov. 1998)
cf	D. Draper et al., "Circuit Techniques in a 266-MHz MMX-Enabled Processor", IEEE Journal of Solid-State Circuits, vol, 32, no. 11, pp. 1650-1664, (Nov. 1997)
cf	M. M. Griffin et al., "A Process-Independent, 800-MB/s DRAM Byte-Wide Interface Featuring Command Interleaving and Concurrent Memory Operation", IEEE Journal of Solid-State Circuits, vol, 33, no. 11, pp. 1741-1751, (Nov. 1998)
cf	T. Saicki, "A Direct-Skew-Detect Synchronous Mirror Delay for Application-Specific Integrated Circuits", IEEE Journal of Solid-State Circuits, vol, 34, no. 3, pp. 372-379, (Mar. 1999)
cf	T. Lee et al., "A 2.5V CMOS Delay-Locked Loop for an 18Mbit, 500Megabyte/s DRAM", IEEE Journal of Solid-State Circuits, vol, 29, no. 12, pp. 1591-1496, (Dec. 1994)
cf	J. Sonntag et al. "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", IEEE International Solid State Circuits Conference (ISSCC) February 16, 1990

EXAMINER <i>Chih Min Fan</i>	DATE CONSIDERED <i>4/11/02</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

RECEIVED
 AUG 13 1999
 TC 2700 MAIL ROOM



#3

Page 1 of 1

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RMBS.002	SERIAL NUMBER 09/303,669
	APPLICANT S. SIDIROPOULOS	
	FILING DATE MAY 3, 1999	GROUP ART UNIT 2734

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
cf	5,412,349	05/02/95	Young et al.	331	34	
cf	5,334,953	08/02/94	Mijuskovic	331	8	
cf	5,477,193	12/19/95	Burchfield	331	8	
cf	5,687,201	11/11/97	McClellan	375	374	
cf	5,126,692	06/30/92	Shearer et al.	331	8	
cf	5,166,641	11/24/92	Davis et al.	331	1A	
cf	5,334,951	08/02/94	Hogeboom	331	1A	
cf	5,703,511	12/30/97	Okamoto	327	157	

RECEIVED
MAR 21 2000
GROUP 2700

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

cf	I. Novof et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and +50 ps Jitter", IEEE Journal of Solid-State Circuits, vol 30, no. 11, pp. 1259-1266, (Nov. 1995)
cf	F. M. Gardner, "Charge-Pump Phase-Lock Loops", IEEE Trans. Comm., vol. COM-28, pp. 77-86, (Nov. 1980)
cf	H. Kondoh et al., "A 622Mb/s 8x8 ATM Chip Set with Shared Multibuffer Architecture", IEEE Journal of Solid-State Circuits, vol 28, no. 7, pp. 808-815, (July 1993)
cf	V von Kaenel et al., "A 320 MHz 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation", IEEE Journal of Solid-State Circuits, vol 31, no. 11, pp. 1715-1722, (Nov. 1996)
cf	D. Mijuskovic et al., "Cell-Based Fully Integrated CMOS Frequency Synthesizers", IEEE Journal of Solid-State Circuits, vol 29, no. 3, pp. 271-279, (March 1994)
cf	I. Young et al., "A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors", IEEE Journal of Solid-State Circuits, vol 27, no. 11, pp. 1599-1607, (Nov. 1992)
cf	H. Notani et al., "A 622-MHz CMOS Phase-Locked Loop with Precharge-type Phase Frequency Detector", IEEE 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 129-130 (1994)
cf	S. Sidiropoulos et al., "A CMOS 500Mbps/pin synchronous point to point link interface", IEEE 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 43-44 (1994)
cf	J. Alvarez et al., "A Wide-Bandwidth Low-Voltage PLL for PowerPC™ Microprocessors", IEEE 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 37-38 (1994)
cf	F. Rezzi et al., "A PLL-Based Frequency Synthesizer for 160-MHz Double Sampled SC Filters", IEEE Journal of Solid-State Circuits, vol 31, no. 10, pp. 1560-1564, (Oct. 1996)
cf	K. Lee et al., "A CMOS Serial Link for Fully Duplexed Data Communication", IEEE Journal of Solid-State Circuits, vol 30, no. 4, pp. 353-363, (April 1995)
cf	D. K. Jeong et al., "Design of PLL-Based Clock Generation Circuits," IEEE Journal of Solid-State Circuits, vol sc-22, no. 2, pp. 255-261, (April 1987)

EXAMINER <i>Chul Min Lee</i>	DATE CONSIDERED <i>4/11/02</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	